A general and exact critical condition of saddle-node bifurcation is derived in closed form for the buck converter. The critical condition is helpful for the converter designers to predict or prevent some jump instabilities or coexistence of multiple solutions associated with the saddle-node bifurcation. Some previously known critical conditions become special cases in this generalized framework. Given an arbitrary control scheme, a systematic procedure is proposed to derive the critical condition for that control scheme.
I. INTRODUCTION
The buck converter, a type of DC-DC converter, is a nonlinear hybrid system which exhibits both continuous and discrete dynamic behavior. It is also a piecewise linear system [1] , [2] , [3] that the dynamics is linear in each time segment separated by the switching actions of the converter. Due to the switching actions involved in the operations, the converter is more accurately modeled as a sampled-data system [1] , [2] , [3] . Instability occurs when there exists a sampled-data pole outside the unit circle in the complex plane.
There are three ways that the sampled-data pole leaves the unit circle, thus causing three typical instabilities in DC-DC converters [4] , [5] , [6] . When the sampled-data pole leaves the unit circle through 1 in the complex plane, the instability is generally a saddle-node bifurcation (SNB) [5] (or pitchfork and transcritical bifurcations [6] which are not typically seen in DC-DC converters). The SNB generally involves coexistence of multiple solutions [7] , or sudden disappearances or jumps of steady-state solutions [5] . When the pole leaves the unit circle through -1, the instability is a period-doubling bifurcation (PDB) [8] , which generally involves fast-scale subharmonic oscillation. It is a phenomenon where the signal ripple has subharmonics. When the pole leaves through a point other than 1 or -1 on the unit circle, the instability is a Neimark-Sacker bifurcation (NSB), which generally involves a slow-scale quasi-periodic oscillation [3] , [5] . This paper focuses on SNB.
Averaged models are generally applied to analyze DC-DC converters. It has been known that most averaged models cannot accurately predict the occurrence of PDB (subharmonic oscillation) [8] . By considering the sampling effects and increasing the system dimension, improved averaged models can predict the occurrence of PDB [9] , [10] . However, even with positive gain or phase margins in the improved averaged model, instability may still occur [11] . Therefore, there is a strong need to obtain the exact critical condition of instability.
Typical control schemes commonly used in DC-DC converters are voltage mode control (VMC) and current mode control (CMC) [12] . Some SNB critical conditions for particular control schemes have been known. For example, in CMC with light loading, an SNB critical condition for the buck converter has been reported [13] . This paper tries to answer the following questions:
1) Is there a general closed-form critical condition that directly leads to these known conditions, and these known conditions become special cases in the generalized framework? 2) Some control schemes (such as VMC and CMC) may seem different, but do they share the same or similar form of critical condition? 3) Given an arbitrary control scheme, is there a systematic method to derive the critical condition for that control scheme? The answers to all of these questions will be shown to be affirmative.
Like the describing function approach [14] , harmonic balance [15] , [16] is a tool to analyze a nonlinear system. Based on harmonic balance, an PDB critical condition for the buck converter is obtained in [3] , [17] , [18] . Following similar approach, in this paper, the exact SNB critical condition is derived.
Note that, here, the critical condition is expressed in the converter parameter space. For example, given a source voltage v s and load resistance R, an illustrative critical boundary in the parameter space (v s , R) is shown in Fig. 1 . The critical conditions defines the SNB boundary in the parameter space to separate stable and unstable regions. When a converter parameter crosses the critical value, the stability (or instability) changes. Critical conditions in closed-forms greatly facilitate the converter design, because the quantitative effect of each relevant converter parameter can be clearly seen.
The remainder of the paper is organized as follows. In Sections II and III, the operation of the buck converter and harmonic balance analysis are presented. A general critical condition in terms of loop gain is derived. In Section IV, the critical conditions for typical loop gains are derived. In Sections V-VI, Similarly, a CMC buck converter is shown in Fig. 3 , where a control signal i c controls the (peak) inductor current i L , and y = i c − i L (equivalently, G c (s) = 1). Note that in Fig. 3 , the circuit is arranged in a way to have a similar output signal y as in VMC.
The operation of the converter is as follows. Within a cycle period T , the dynamics is switched between two stages, S 1 and S 2 . Switching occurs when the compensator output y intersects with the ramp signal h(t) := V m ( 
In CMC, i L is fed to the compensator (with G c (s) = 1). From [12, p. 470], the power stage
Let x 0 (t) be the T -periodic solution of the converter. Let y 0 (t) be the corresponding T -periodic compensator output signal. The intersection of h(t) with y 0 (t) determines the duty cycle and hence the waveform of v d (t). By "balancing" the equation y 0 (t) = h(t) (written in Fourier series form) at the switching instants, conditions for existence of periodic solutions and SNB can be derived.
Let d = DT . In steady state as shown in Fig. 6 , v d (t) is T -periodic and it can be represented by Fourier series (harmonics) 
From Figs. Fig. 2 and 4 , one has
Since y 0 (t) intersects with h(t) at t = d = DT , one has y 0 (d) = h(d). Using (3), one has
This is an equation of d. When SNB occurs, only a single solution exists, the curve of
The SNB is also called a tangent bifurcation [6] . One hasẏ 0 (d) =ḣ(d) = m a , which leads to
Note that, using (3) and the fact that Fig. 4 or Fig. 5 . The critical condition of SNB is
Theorem: Consider a closed-loop buck converter shown in
is expressed in terms of loop gain as
It will be shown later that these critical conditions can be expressed in a closed-form related to the hyperbolic function csch . Note that (9) is an expression of convenience. For V m = 0, the loop gain v s G(s)/V m would be infinite. In that case, the equivalent critical condition (8) is used. Since both (8) and (9) are exact critical conditions, they can be used as benchmarks to determine the accuracy of other critical conditions.
Generally the power stage has an order of at least two (associated with L and C). If the compensator has an order of three, the loop gain T (s) has an order of five. However, the compensator is generally designed to cancel some poles or zeros of the power stage, and the order of T (s) is reduced. Note that the right side of (9) involves T (0), but the left side of (9) involves only frequency higher than ω s . The shape of the Bode plot for the frequency smaller than ω s is irrelevant. One can use a simplified high-frequency form of T (s) for stability analysis. By decomposing the loop gain into partial fractions, many new closed-form critical conditions in terms of the converter parameters can be obtained.
L-plot and S-plot. Define an "F-transform" of T (s) as
Note that F[T (s)] is a function of many converter parameters. Here, this function is called an L-plot, denoted as L. For example, let it be a function of D and it becomes L(D). Then, the critical condition (9) becomes L := F[T (s)] = T (0)+ 1. The critical condition itself does not tell which side of the critical boundary will be the stable region. Generally for a converter, the region with L < T (0) + 1 is stable. Also, define an S-plot as S = m a L/(T (0) + 1), which is also the left side of (6) or (8) . Then, the critical condition (8) becomes S = m a , and the region with S < m a is stable. The S-plot is a useful design tool because it shows the minimum ramp slope to stabilize the converter. The F-transforms of typical loop gain functions are presented next.
IV. "F-TRANSFORMS" OF TYPICAL LOOP GAIN FUNCTIONS
The loop gain is generally designed to have sufficient gain and phase margins. For a stable converter, the phase of T (jω) is less than 180 • at the crossover frequency ω c . One can focus only those loop gains of first or second orders.
The loop gain can be further decomposed into a combination of partial fractions. Only partial fractions of first orders are considered. Similar analysis can be applied to partial fractions of second orders.
Let ω p and ω z be the pole and zero of T (s). Let p = ω p /ω s and z = ω z /ω s . The F-transform of the fraction 1/(1 + ω p ) will be the building block to derive the F-transforms of other loop gains. Table I F-TRANSFORM OF TYPICAL LOOP GAIN T (s).
Case T (s) F[T (s)]
(note: p = ωp/ωs and z = ωz/ωs)
From (10),
where the proof of (11) 
Let the correction term be c(D, p)
A plot of c(D, p) is shown in Fig. 8 . From Fig. 8 , the correction term c(D, p) is significant only if
The F-transforms of other loop gains are shown in Table I . For each case C 1 -C 9 , the F-transform can be derived or proved (by simple algebra) in three ways. First, follow the definition of the F-transform as in (10) . Second, by decomposing T (s) into a combination of fractions
• Use of C 1 and C 2 leads to C 5 and C 8 ;
• Use of C 2 and C 6 leads to C 7 ;
• Use of C 1 , C 2 and C 6 leads to C 9 ; and • Use of C 1 and the fact that F[1] = 0 leads to C 4 . Third, each case is a special/general case of other cases. For example, by setting ω p → 0, C 1 leads to C 2 ; C 5 leads to C 6 ; and C 8 leads to C 7 . By setting ω z → ∞, C 7 leads to C 6 . One sees that C 1 is a building block for other cases because they have similar terms as C 1 .
Remarks:
(a) All of the transforms in Table I are exact. No approximation is assumed.
(b) There is no correction term c(D, p) for C 2 , C 6 , or C 7 . All other cases have a correction term c(D, p), which is small and can be ignored if p < 0.2 as discussed above.
The systematic procedure to derive the critical conditions for two control schemes is discussed next. For other control schemes, the procedure is similar. Without loss of generality, assume ESR R c = 0, then ρ = 1. Figure 9 . A buck converter under multi-loop state feedback.
V. MULTI-LOOP STATE FEEDBACK: CASES C 2 AND C 6
Consider a buck converter under multi-loop state feedback, Fig. 9 . From (1) and (2), one has T (0) = k i /R + k v and
which is a combination of cases C 2 and C 6 . Let K := 2L/RT which is a dimensionless parameter related to the loading as defined in [12] . From (9) and Table I , the critical condition is
which can be arranged as
where the left side of (15) is also an approximate S-plot. For
which can be rearranged as
Example. Consider a buck converter under multi-loop state feedback [5, p. 232] . In [5] , a digital control is used, but it can be approximated as a multi-loop analog control, with Using v s as the bifurcation parameter, the bifurcation diagram is shown in Fig. 10 , and one sees that SNB occurs at v s = 20 and D = 0.7. Generally in SNB, there is a hysteretic loop as shown in Fig. 10 . Using (7), the S-plot based on (15) (which is almost identical to the exact S-plot based on (8) ) is shown in Fig. 11 , which indicates that SNB occurs exactly at D = 0.7. The S-plot also shows that if the ramp slope is higher than 2898, the converter is stabilized. Also, from (17) and (7), one also has D = 0.7 when SNB occurs.
VI. CMC: CASE C 2
In CMC shown in Fig. 3 , y = i c − i L . CMC can be considered as a special case of multi-loop control with k v = 0 and k i = 1. One has T (s) ≈ v s /V m Ls, which is of case C 2 . From (17) with k v = 0 and k i = 1, the critical condition is
It agrees with [13] which derives the same condition based on either sampled-data analysis or steady-state analysis. It is interesting to note that three (sampled-data, steady-state and harmonic balance) completely different analyses lead to the same condition. This also corroborates the accuracy of the derived critical condition (18) . Without the compensation ramp (m a = 0), the critical point is D = (K + 1)/2.
VII. CONCLUSION
A general and exact SNB critical condition (9) in terms of the loop gain is derived. The critical condition is applicable to a general nonlinear switching system represented in Fig. 5 . Therefore, it is also applicable to other similar nonlinear control systems. The effects of different parameters (such as v s , R, and the ramp slope m a ) on the instability can be clearly seen. The derived critical conditions agreed with the past research results by sampled-data analysis or by time-domain simulations. The critical conditions also show the required ramp slope to stabilize the converter. The critical conditions have many different forms and lead to different plots. In the L-plot, the critical condition is L = F[T (s)] = 1. In the S-plot, the critical condition is S = m a . The derived critical conditions are helpful for the converter designers to predict or prevent some jump instabilities or coexistence of multiple solutions associated with the saddle-node bifurcation.
The questions asked in the Introduction are answered:
1) The previously known critical conditions, such as (18) , become special cases in this generalized framework. 2) A typical critical condition is a weighted combination of three terms: α 0 (D) = π(2D−1), α 1 (D) = π 2 (2D 2 − 2D + 1/3), and a correction term c(D, p). Different control schemes have similar form of critical condition if the loop gain function is of the same case in Table I . 3) Given an arbitrary control scheme, a systematic procedure is proposed to derive the critical condition for that control scheme. First, approximate the loop gain T (s) (for frequency higher than ω s ). Then, from Table I , one can readily obtain the critical condition in terms of converter parameters. Given the closed-form condition in terms of converter parameters, one knows the quantitative effect of each parameter on the instability. One can make the S-plot (such as Fig. 11 ) as a function of a parameter of interest, its intersection with the ramp slope m a determines the stable operating range of that parameter. The S-plot also shows the required ramp slope to stabilize the converter. This paper focuses on the converter operated at a fixed switching frequency. Similar analysis can be applied to the converter with variable frequency control, such as constant on-time control. This paper also focuses on the SNB. Similar analysis can be also applied for PDB (subharmonic oscillation). The F-transforms in Table I still apply, but with a different α(D, p) and a minor modification. The results are reported separately.
